



[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

Search:  The ACM Digital Library  The Guide

```
+asic +pll +timer +adder +register
```


THE ACM DIGITAL LIBRARY

10

[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

Satisfaction

Published before October 2003

Found 1 of 142,606

Terms used asic pll timer adder register

Sort results
by

relevance

Display results

expanded form

 Save results to a Binder

Search Tips

☐ Open results in a new window

Try an Advanced Search

Try this search in [The ACM Guide](#)

Results 1 - 1 of 1

Relevance scale

1 Design of heterogeneous ICs for mobile and personal communication systems

Gert Goossens, Ivo Bolsens, Bill Lin, Francky Catthoor

November 1994 **Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design**

Publisher: IEEE Computer Society Press

Full text available: pdf (1.04 MB)

[Additional Information: full citation, abstract, references, citings, index terms](#)

Mobile and personal communication systems form key market areas for the electronics industry of the nineties. Stringent requirements in terms of flexibility, performance and power dissipation, are driving the development of integrated circuits into the direction of heterogeneous single-chip solutions. New IC architectures are emerging which contain the core of a powerful programmable processor, complemented with dedicated hardware, memory and interface structures. In this tutorial we will d ...

Results 1 - 1 of 1

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2006 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads: Adobe Acrobat

 QuickTime Windows Media Player Real Player

[Sign in](#)[Web](#) [Images](#) [Groups](#) [News](#) [Froogle](#) [Local](#) [more »](#)

asic fpga pll timer adder register

Search

[Advanced Search](#)
[Preferences](#)**Web** Results 1 - 10 of about 870 for **asic fpga pll timer adder register** with Safesearch on. (0.43 seconds)**[PDF] AN 311: ASIC to FPGA Design Methodology & Guidelines**

File Format: PDF/Adobe Acrobat

instantiated in the **FPGA** design after creating a configurable **PLL** with ... same time as the active clock edge of the destination **register**. You can ...www.altera.com/literature/an/an311.pdf - [Similar pages](#)**[PDF] Stratix II 90-nm High-Performance, High-Density FPGAs**File Format: PDF/Adobe Acrobat - [View as HTML](#)The HardCopy structured **ASIC** version, of the Stratix II **FPGA** design further increases ... Combinatorial. Logic. **Adder**. Logic. **Register**. **Register**. **Adder** ...www.altera.com/literature/br/br_stx2.pdf - [Similar pages](#)[\[More results from www.altera.com \]](#)**[ASIC'95 Conference Information](#)**The 1995 International **ASIC** Conference and Exhibit **registration** forms are ... A 400mW, high-speed, run-time-programmable phase-locked loop (**PLL**) for clock ...asic.union.edu/adv_prog_95.html - 100k - [Cached](#) - [Similar pages](#)**[PDF] Prog. Logic Devices FPGA vs. ASIC Design Styles CMPE 415 1 (12/5 ...**File Format: PDF/Adobe Acrobat - [View as HTML](#)used, now **FPGA** architectures incorporate an enable on the **register**. ... Resource Sharing (**Time-Division Multiplexing**). **ASIC**: Less effort is spent here on ...www.csee.umbc.edu/~plusquel/415/slides/fpga_vs_asic.pdf - [Similar pages](#)**[Chip Design Magazine](#)****FPGA**, structured-**ASIC**, and **ASIC** design implementations can be ... the cost of the multiplier and the **adder** with the addition of a middle **register**, ...www.chipdesignmag.com/display.php?articleId=68&issueId=9 - 47k -[Cached](#) - [Similar pages](#)**[PS] 1 - RD27 FIRST-LEVEL TRIGGER SYSTEMS FOR LHC EXPERIMENTS University ...**File Format: Adobe PostScript - [View as HTML](#)A very high-speed **adder ASIC** has been manufactured using a 0.6 um GaAs process from ... **FPGAs** CONFIG. VME BC. VME. BCCFG. VME. VME BC. L1A. VETO DEAD TIME ...rd27.web.cern.ch/RD27/status95_talk.ps - [Similar pages](#)**[PDF] QAN19 Modulating Direct Digital Synthesizer in a QuickLogic FPGA**File Format: PDF/Adobe Acrobat - [View as HTML](#)**DDS** systems can be used as a **PLL** allowing precise frequency changes ... The sum output of the **adder** is registered in the. **mphsreg register** and assigned to ...www.quicklogic.com/images/appnote19.pdf - [Similar pages](#)**[Electronic Forum - Comp Arch Fpga](#)**... a 2:1 mux between this **adder** and a load value and an enable of the **register** in a single LE. ... **ASIC** vs **FPGA** and In-Circuit Reconfigurability (ICR)? ...www.fourelectronics.com/seeking-help-about-generating-noise-with-FPGA-1132-2101-cat1.html - 101k - [Cached](#) - [Similar pages](#)**[Electronic Forum - Comp Arch Fpga](#)**